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Abstract—Conventional power factor meter uses analogue 
system to read the power factor of an AC electric power system 
which is defined as the ratio of the real power to the apparent 
power. In the modern life, an easy-captured data yet cost 
effective power factor measurement device is vital in the 
electrical power engineering studies. The unstable reading of 
the analogue based power factor meter especially in the 
disturbance situations emerged the development of digital 
based power factor meter (PFM) to replace the conventional 
electro-dynamic types. The major advantage of using the 
digital based PFM is the data read by the meter can be stored 
easily for other applications or studies. This paper presents the 
development of a cost effective digital PFM which is based on 
an analogue-to-digital converter (ADC) provided with 
ratiometric facilities. Generally, the digital power factor meter 
consists of four main parts which are power supply, inputs 
circuit, signal processing, and the display part. A signal 
proportional to the peak voltage (Vm) is applied to the 
reference input voltage of the ADC, while another signal 
proportional to the product of the peak voltage (Vm) and 
power factor is applied to the analogue input. Both signals are 
processed through various operational amplifier based circuits 
such as averager, zero detector, and differentiator.  The 
developed digital PFM has been tested and performed for 
single phase laboratory measurements with three decimal 
digits display on a liquid crystal display (LCD) unit.  The 
results achieved validate the functionality of the developed 
digital PFM. 
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I. INTRODUCTION 
The conventional electrodynamometers are based on the 
principle of two movable coils set at right angle to each 
other. These meters suffer from only moderate accuracy 
which has less sensitivity to line current change. An 
analogue circuit is where the signals may take on a 
continuous range of value between some minimum and 
maximum levels; whereas on digital circuit i.e. logic circuits 
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where each signal value is naturally represented by a digit.  
As technology growing, digital equipments and instruments 
are used widely to make the measurement more accurate 
and easier analyzable.  
Bombi and Cisato (1971) have developed a high precision 
digital power factor meter which suites for accurate 
laboratory measurements even in the presence of significant 
voltage, current, and frequency variation [1]. The instrument 
is in the 0.1% accuracy class and used the voltage to 
frequency conversion (VFC) technique to perform the 
digital integration. This method experiences the difficulty as 
being dependent on the linearity to the VFC and binary rate 
error.  This method is also sensitive to the accuracy of the 
component used.  
Daniel Slomivitz and Carlos Faverio proposed the power 
standard based on a high precision power factor meter [2].  
There are instruments available to measure the power factor 
directly, which is based on the measurement of the phase 
angle between the current and the voltage, through zero- 
crossing detectors. If the input waveforms have small 
distortion, large errors will be appeared. Method to reduce 
the influence of harmonic distortion has been proposed. 
Main advantage of this proposed meter is less error during 
capturing the input signal which uses the low-pass filter at 
inputs of the zero-crossing phase meter. The output of the 
zero-crossing is a square waveform. The other method to 
reduce the noise is by using an inverter to measure the phase 
angle waveform. 
This paper presents the development of a high precision 
power factor meter using operational amplifiers (Op-amps). 
Op-amps have been utilized almost in all parts of the circuit 
and it feeds the output signals into the analogue-to-digital 
converter (ADC).  Basic electrical connection of the power 
factor meter to a single-phase power system is depicted in 
Figure 1.The various output waveforms at several points 
from the PFM has been shown in Figure 2. Waveform A 
represents the voltage output from the secondary winding of 
the potential transformer (PT). This waveform is then 
applied into the rectifier and averager circuits to produce 
DC voltage signal (B). The DC signal acts as the reference 
input to the ADC circuit. Waveform A is also applied to an 
analogue gate where the AC voltage waveform is varied in 
accordance with the switching from the current signal. The 
resulting voltage waveform (F) is thus been averaged to 
provide DC voltage V2 (G), which is comparative to Vmcosθ. 
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Figure 1. The connection between the digital power factor 
meter and a single-phase power system 
 
 
Figure 2. The digital PFM measurement waveforms 
 
The current transformer (CT) produces an AC waveform 
(D). Waveform D is applied into the voltage squaring 
amplifier circuit in order to be converted into a square wave 
(E).  The signal from E is then used to control the analogue 
switch. 
The present design for the display is based on the 
(ICL7126) type dual-slope integrating ADC with all the 
necessity circuit to drive the digits liquid crystal display 
(LCD). 
The lead-lag indicating signal is obtained by using the 
zero crossing detector as well as the SR flip-flop. The 
particular waveforms have been presented in Figure 3. 
 
 
Figure 3. The waveform arrangement of lead-lag indicator 
The clock signal produced by the zero crossing detector is 
the same as the data signal produced by the square wave E. 
Whenever the clock detected the zero current signal, it will 
gives 0 volt output at Q and vise versa. The overview of the 
complete circuit diagram for the proposed digital PFM is 
shown in Figure 4.  
II. DEVELOPMENT OF DIGITAL PFM 
This project is adopting a cost-effective method 
approaches in the design and development of a digital PFM. 
The concerns of the design are give focuses on the received 
input signal waveforms (V and I) until the displaying value 
of the measured power factor. Generally, it consists of four 
main units which are the input circuit unit, power supply 
unit, signal processing unit, and the display unit. The input 
circuit unit is deals with the signals received by current 
transformer and potential transformer while the power 
supply unit produces the supplied voltage to the remaining 
components. The signal processing unit consists of rectifier, 
squarer, differentiator, averager, and flip-flop. Meanwhile, 
the display unit is concerning on the ADC, LCD and its 
driver. The measured power factor value will be displayed 
on LCD and the lead-lag indication signal will be displayed 
via LED. The basic block diagram is given in Figure 5. 
A. Input Circuit Unit 
Measurement part based on the instrument transformers is 
primarily used to provide isolation between the main 
primary power system and the secondary control and 
measuring devices [3]. The current transformer and the 
potential transformer are the two types transducer used in 
the design. The locations of the transducers are between the 
power source and signal processing unit. The purpose of 
using the transducers is to reduce the input voltage and 
current before reaching the signal processing circuit as all 
the components afterwards are IC based which cannot be 
exposed to high voltage or current applications. 
B. Power Supply Unit 
The power supply unit provides a certain level of supplied 
signal to the rest of the components. The power supply 
circuit consists of half-wave rectifier and a simple regulator. 
The input of the power supply circuit is taken from the 
potential transformer. The output of the power supply unit is 
a smooth DC waveform. Three capacitors are connected in 
parallel and feed into the regulator as shown in Figure 6. 
C. Signal Processing Unit 
The signal processing unit processes the input signal from 
the transducers which is then output the processed signal to 
the ADC. The signal processing unit consists of the rectifier, 
squarer, differentiator, averager, and flip-flop. The averager 
is designed by using the integrator op-amp circuit together 
with a diode.  The integrator op-amp uses two resistors of 
100 kΩ, one capacitor of 1 µF and an op-amp of 741. 
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Figure 4. Overview of the digital PFM circuit
 
The input for the signal processing unit is the sinusoidal 
waveform and the output is a constant voltage when the 
resistor value of the R3 is equal to the R1.  The circuit of the 
averager is shown in Figure 7. 
 
 
 
 
Figure 5: The basic block diagram of the digital PFM. 
 
 
 
Figure 6. The power supply circuit 
 
 
Figure 7. The design circuit of an averager 
 
The rectifier is designed by using the half-wave op-amp 
rectifier circuit with an active filter. The output waveform 
from the filter will be a smooth and constant value when the 
value of the resistor R4 equals to R7.  The half-wave op-amp 
rectifier is using two resistors of 10 kΩ, one resistor of 4.7 
kΩ, two diodes of 1N4148 and an op-amp of 741.  The 
circuit of the rectifier is shown in Figure 8. 
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Figure 8. The complete half-wave rectifier circuit 
 
The squarer is designed by using the op-amp comparator 
circuit with one diode. The circuit of the squarer is shown in 
Figure 9. 
 
 
 
Figure 9. The complete circuit of the squarer 
 
The zero crossing circuit is designed by using the buffer 
op-amp circuit, passive RC filter, and diodes.  The input 
signal for the zero crossing is a square wave which is output 
from the squarer.  The passive RC filter uses a resistor of 10 
kΩ and a capacitor of 0.01 µF.  The main components for 
the buffer op-amp are one op-amp 741, one resistor of 10 
kΩ (R4), and one resistor of 50 kΩ (R3). The circuit of the 
zero crossing is given in Figure 10. 
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Figure 10. The complete circuit of zero crossing 
 
D. Display Unit 
The display unit has two main components which are 
ADC and LCD.  ADC is used to convert analogue signal to 
the digital and it can be directly interfaced with LCD 
without driver.  ADC also provides the ratio metric function 
which is able to compare the reference and input voltages. 
The reference input voltage, VREF is taken from the rectifier 
voltage, Vm. The input voltage, VIN is taken from the 
averager output, Vmcosθ.  The digital reading is displayed 
as: 
 
Display Count = 1000 ⎟⎟⎠
⎞
⎜⎜⎝
⎛
REF
IN
V
V                                           (1) 
 
A 3 ½ digits LCD will be used to display the value of the 
measured power factor. It gives four digits display on the 
LCD.  The measurement range of the power factor is within 
0 to 1. 
III. SIMULATION AND TEST RESULTS 
The main focus of the simulation and test results are on 
the signal processing unit. The simulation results obtained 
are then verified with the measured results by oscilloscope.  
The input waveform is a sinusoidal wave with the 
frequency of 50Hz. 
The squarer circuit received linear voltage as its input 
signal and then produced a digital output indicating one 
input is less than or greater than the other. Op-amp is used 
to compare the inverting input (V-) with the non-inverting 
input (V+). 
High voltage output will be provided when the V+ input 
is greater than the V- input and vice versa. The simulation 
and measured results of the squarer circuit is shows in 
Figure 11. 
 
 
(a) 
 
 
(b) 
Figure 11. (a) Simulation result of the squarer circuit; (b) 
Measured result of the squarer circuit 
 
The main factor that influences the waveform shape is the 
slew rate of the Op-amp. The higher the slew rate the 
sharper edge will be obtained. Unfortunately, higher slew 
rate will be more expensive. 
The averager is also known as integrator. The integrator 
produces a voltage output proportional to the product 
(multiplication) of the input voltage and time. The op-amp 
circuit would generate an output voltage proportional to the 
magnitude and duration that an input voltage signal has 
deviated from 0 volts.  
Stated differently, a constant input signal would generate 
a certain rate of change in the output voltage. The 
simulation and measured results of the average is shown in 
Figure12. 
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(a) 
 
 
(b) 
Figure 12. (a) Simulation result of the averager circuit; (b) 
Measured result of the averager circuit 
 
Since both of the resistor values are same, a constant 
output value is produced. As the comparison, the simulation 
result has perfect constant value but there is some noise and 
distortion happened in the measured result. 
The rectifier circuit shown in Figure 8 uses an inverting 
amplifier configuration. Diode D1 is reverse biased and D2 
is forward biased during the op-amp output terminal is 
positive. This occurs when the input signal is negative. 
Since D2 is forward biased, the circuit output is given as 
follows: 
 
Vo = -Vi 
1
2
R
R                                                                         (2) 
 
In this case, when R2 equals to R1, Vo will equals to -Vi 
during the negative half-cycle of the input. During the 
positive half-cycle of the input, the op-amp output terminal 
goes negative, causing D2 to be reverse biased.  The 
negative voltage at the op-amp output forward biases D1.  
This tends to pull the op-amp inverting input terminal to a 
negative direction. But, such a move would cause the op-
amp output to go positive. The sole purpose of D1 is to keep 
the op-amp output from going into saturation and thus 
maintaining the best possible circuit frequency response. 
The simulation and measured results of the rectifier circuit 
is depicted in Figure 13. As a comparison, the measured 
waveform is closer to the ideal waveform with a little noise 
generated. 
 
 
 
 
 
 
 
 
(a) 
 
 
(b) 
Figure 13. (a) Simulation result of the rectifier circuit; (b) 
Measured result of the rectifier circuit 
 
The zero crossing detector constructed by using the 
comparator, RC circuit and a buffer. The zero crossing acts 
as the clock signal to the flip flop. A zero crossing detector 
is a comparator op-amp circuit that goes into saturation 
when the sine wave input becomes greater then 0 Volts.   
The output of the zero crossing detector op-amp goes into 
a passive differentiator circuit consisting of a capacitor and 
a resistor. The diode eliminates the negative part of the 
differentiated signal.  Since a pulse is needed for the 
positive and negative slopes of the 50 cycles sine wave, a 
mirror zero crossing detector is constructed that gives a 
positive pulse when the sine wave input becomes negative.  
After passed through the buffer which combined with the 
diode, it only allows the positive waveform to be passed 
through and eliminates the negative waveform from the 
input of the buffer. The simulation and measured results of 
the squarer circuit is shown in Figure 14. 
Both waveforms achieved the ideal waveforms and it has 
been proven that the design is successfully acted as the 
clock to the flip-flop.  
 
 
(a) 
 
 
(b) 
Figure 14. (a) Simulation result of the zero crossing circuit; 
(b) Measured result of the zero crossing circuit 
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IV. CONCLUSION 
The digital PFM has the ability to capture leading or 
lagging power factor with the resolution of 0.001. Lead-lag 
indication and bidirectional operation are provided. The 
operation of the proposed digital PFM will not affected by 
the normal variations of the line current, voltage, and 
frequency. 
Low-offset voltage operational amplifiers with high slew 
rate are required to improve the performance of the meter 
and to increase the frequency range. The dynamic response 
of the system is mainly dominated by the sampling period of 
the ADC which is 3 readings per second for optimum 
rejection of 50 Hz hum pick-up. However, speed limitations 
are inherent in integrating converters and if a greater 
response is required, successive approximation converters 
are suitable. 
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